Abstract -Tilted ion implantation (TII) can be used in conjunction with pre-existing masking features on the surface of a substrate to form features with smaller dimensions and smaller pitch. In this paper, the resolution limit of this sub-lithographic patterning approach is examined via experiments as well as Monte Carlo process simulations. TII is shown to be capable of defining features with size below 10 nm, in a self-aligned manner, reproducing with high fidelity the line-edge roughness of the pre-existing masking features. Since it has relatively low associated process cost, TII-enhanced patterning is a promising approach to advance high-volume manufacture of integrated circuits beyond the 7-nm technology node.
D
UE to the low transmittance of blank mask materials and/or the lack of sufficiently high-intensity light sources for wavelengths shorter than 193 nm [1] - [4] , the semiconductor industry has resorted to using "multiple-patterning" techniques to increase the density of linear features patterned on an integrated-circuit (IC) chip [5] , [6] . Spacer lithography [7] , also known as self-aligned double patterning (SADP) [8] , has been used in high-volume IC manufacturing since the 14-nm technology node [9] . Since SADP involves multiple thin-film deposition steps as well as multiple dry-etch steps, however, it has significant associated cost. Therefore, alternative double-patterning approaches (which could be used together with SADP for "quadruple-patterning") eventually will be needed to extend Moore's Law [10] . Tilted ion implantation (TII) can be used to form sub-lithographic features [11] , [12] and recently has been proposed as a costefficient double-patterning approach [13] , [14] . In this paper, process-induced variations and the patterning resolution limit of TII are investigated via experiments as well as rigorous Monte Carlo process simulations. Feature size below 10 nm is projected and experimentally demonstrated to be achievable by TII-enhanced patterning.
II. EXPERIMENT Fig. 1 illustrates the TII approach for doubling the density of linear features in an IC layer. After a thin-oxide layer is formed over the IC layer, a hard-mask (HM) layer is deposited and patterned. The HM comprises any material [amorphous silicon (a-Si), nitride, metal, and so on] that can physically block incoming ions from reaching the surface of the oxide layer. Ion implantation is then performed at positive tilt angle and also at negative tilt angle to selectively damage the oxide layer in regions self-aligned to the HM features, leaving the central region between the HM features unimplanted due to the shadowing effect. Since the wet-etch rate of implanted silicon dioxide (SiO 2 ) can be significantly enhanced due to structural damage [15] , the implanted regions of the oxide layer can be selectively removed in dilute hydrofluoric (DHF) acid. Afterward, the patterned oxide layer can be used to mask 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. the etching of the underlying IC layer, resulting in twice as many features (trenches) as in the HM layer.
To experimentally investigate the physical characteristics of TII-defined features, a single tilted argon ion (Ar + ) implant was performed to define sub-lithographic trenches in the surface of a silicon (Si) wafer substrate, using a-Si for the prepatterned HM layer and 10-nm-thick SiO 2 for the thin-oxide masking layer. Since there was a fundamental resolution limit of the 248-nm-deep ultraviolet stepper used in this paper, an SADP process was used to pattern the a-Si layer into sub-100-nm-wide linear features over the thermally oxidized Si wafer substrate, as shown in Fig. 2 [14] .
Starting with a 10 15 cm −3 boron-doped p-type (100) Si substrate, a 10-nm-thick thermal SiO 2 layer was grown by dry oxidation at 950°C, for 10 min 30 sec at atmospheric pressure and was then subjected to a 30-min anneal in N 2 at the same temperature. Then, the first a-Si layer (∼200 nm thick, to be patterned to form the HM for TII) was formed by low-pressure chemical vapor deposition (LPCVD) at 550°C, 375 mtorr with 120 standard cubic centimeters per minute (sccm) Silane gas (SiH 4 ) flow. After that, the first low-temperature oxide (LTO) layer (60 nm thick) was formed by LPCVD at 450°C and 300 mtorr with 90-sccm SiH 4 and 135-sccm O 2 . Afterward, the second a-Si layer (∼150 nm thick) was deposited. After photolithography, the second a-Si layer was partially etched by ∼75 nm using an a-Si transformer-coupled plasma (TCP) reactive ion etch (RIE) process with 300-W TCP RF power, 150-W bias RF power, 150-sccm HBr gas flow, and 50-sccm Cl 2 gas flow at 12 mtorr process pressure. Next, the second LTO layer (∼85 nm thick) was deposited and anisotropically etched back using magnetically enhanced (100 gauss) RIE (MERIE) to form sub-100-nm-wide LTO spacers along the sidewalls of the etched features of the second a-Si layer. (The remaining ∼75-nm-thick portions of the second a-Si layer served as an etch-stop layer.) The oxide MERIE process used Ar (150 sccm), CF 4 (15 sccm), and CHF 3 (45 sccm) at 200 mtorr pressure with an RF power of 700 W. Using the LTO spacers as an HM, the exposed regions of the second a-Si layer were removed by TCP RIE. Afterward, the first LTO layer was patterned by oxide MERIE using the second LTO spacers (and remaining underlying second a-Si) as an HM. Finally, the pattern of the first LTO layer was transferred to the underlying first a-Si layer using two sequential a-Si RIE steps: to etch the first ∼180-nm a-Si, the aforementioned TCP RIE process was used; to etch the remaining ∼20-nm a-Si, an RIE process with higher selectivity to the underlying thermal oxide was used (200-W TCP RF power; 150-W bias RF power; 100-sccm HBr, 1-sccm O 2 , and 100-sccm He at 80 mtorr pressure).
TII was performed using Ar + with 3-keV acceleration energy, 3 × 10 14 cm −2 dose, 15°or 20°tilt angles, and 90°rotation twist angle for single implantation. Implanted portions of the SiO 2 layer were then selectively removed in DHF acid solution (200:1 H 2 O:HF). Afterward, an RIE process was used to etch the crystalline Si (c-Si) layer to make it easy to distinguish TII-defined regions, using the remaining regions of the SiO 2 layer as a mask. The RIE process conditions were as follows: 200-W TCP RF power; 150-W bias RF power; 100-sccm HBr, 2-sccm O 2 , and 100-sccm He at 80 mtorr process pressure.
The cross-sectional scanning electron microscope (SEM) image in Fig. 3 clearly shows that the unimplanted SiO 2 (unetched c-Si) regions are very uniform in width. The planview SEM images in Fig. 4 show that the feature edges defined Fig. 5 . Cross-sectional SEM image demonstrating the feasibility of double TII as a double-patterning approach (cf. Fig.1 ). (Adapted from [13] .) LTO: low temperature oxide. Fig. 6 . Simulated Ar ion implantation-induced damage depth profile obtained using SRIM [17] . For different values of the implant tilt angle (θ), the implant energy (E) and the dose (D) are adjusted to achieve the same projected range and peak damage value, respectively, in the SiO 2 layer.
by TII are self-aligned to the a-Si HM edges, reproducing with high fidelity the line-edge roughness (LER) of the a-Si HM features.
To experimentally demonstrate the feasibility of pitch-halving, double TII (3-keV acceleration energy, 3 × 10 14 cm −2 dose, 15°tilt angle, and 90°/270°rotation twist angles) was performed on another sample. Fig. 5 shows that the TII patterning technique is capable of locally doubling the density of features, as proposed. Due to the relatively poor selectivity of the c-Si dry etch process (<10:1 Si:SiO 2 etch-rate ratio), the unimplanted and exposed regions of the SiO 2 layer were eventually etched away during this etch process so that the c-Si was etched everywhere between the a-Si HM features. Nevertheless, it is clear that the local pitch of etched c-Si features is half that of the HM features. 
III. TII PATTERNING RESOLUTION LIMIT

A. Monte Carlo Process Simulations
Herein, the resolution limit of the TII patterning technique is systematically investigated via Monte Carlo process simulations using Sentaurus [16] to obtain the 3-D damage profile resulting from tilted Ar + implantation. The ion acceleration energy (E) and the dose (D) were adjusted to achieve the same projected range and peak damage concentration for each tilt angle, based on the stopping and range of ions in matter (SRIM) simulations (Fig. 6) [17] . Fig. 7 shows the simulated 3-D structure, comprising perfectly linear a-Si HM features formed on top of an oxidized Si substrate. The thickness of the SiO 2 layer is 5 nm, so as to be comparable to the minimum feature size for sub-7-nm CMOS technology nodes. Fig. 8 shows the impact of variations in HM corner radius on the average size and latent LER of the implanted oxide region. It can be seen that a very small feature (∼16-nm-wide implanted oxide region, in this case) can be defined by TII and that the latent LER introduced by TII is relatively small and insensitive to variations in HM corner radius. Different feature sizes can be achieved simply by using different implant tilt angles, which offers flexibility in design. Fig. 9 shows the impact of implant tilt angle (θ) on the latent LER of the implanted oxide region. LER increases with the tilt angle due to increased lateral implant straggle.
It should be noted that backscattering can result in increased latent LER for very small HM pitch, however, and that this effect is more severe for lower tilt angle (Fig. 10) , because ions are more prone to be backscattered. Fig. 11 shows the Fig. 11 . Cross-sectional view of the 3-D structure used for Monte Carlo ion implantation simulations, using Sentaurus [15] . The HM is a patterned layer of a-Si. The Ar + concentration in the HM is represented in color using a linear scale, indicating that Ar + ions are more prone to be backscattered from the HM sidewall for shallower tilt angle (θ = 15°). For θ = 15°, E = 1.50 keV, and D = 2 x 10 14 cm -2 ; for θ = 30°, E = 1.87 keV, and D = 1.69 x 10 14 cm -2 (cf. Fig.6 ), ensuring the same projected range and peak damage concentration in the SiO 2 layer, for each tilt angle. HM pitch = 125 nm. cross-sectional views of the simulated structure for two different implant tilt angles. It is clear that there is a lower concentration of ions implanted into the HM sidewall for lower tilt angle (θ = 15°). TII is projected to be suitable for patterning features as small as 10 nm with good fidelity, for 15°tilt angle. Fig. 12 shows a higher-magnification plan view of HM and TII-defined feature edges. It should be noted that the roughness of the TII-defined feature edge is affected not only by the latent LER of the implanted oxide region, but also by postimplant wet etching of the SiO 2 masking layer and subsequent dry etching of the c-Si substrate. As a result, the standard deviation from the mean position of the TII-defined edge is smaller than that of the HM edge, as indicated in Fig. 12(a) . (The LER analysis was performed using the SuMMIT software package [18] .) Fig. 12(b) compares the edge deviations for the TII-defined edge and the HM edge along the length of the feature, i.e., along the edge direction in Fig. 12(a) . The selfaligned nature of TII patterning is evident from the fact that the TII-defined edge closely tracks the HM edges with a correlation coefficient of 0.91 as shown in Fig. 12(c) .
B. Experimental Investigation of Line Edge Roughness
Due to the stochastic nature of the ion implantation process, higher spatial frequency components of LER can be more significant for TII-defined edges. This is verified in Fig. 13 which compares the power spectral density (PSD) of TII-defined edges versus HM edges. Note that TII improves low-and mid-frequency LER, which has been identified as a major challenge for the industry [19] , [20] . The plan-view SEM in Fig. 14 demonstrates that features down to 9 nm can be defined by the TII technique. The unetched (due to SiO 2 protection) c-Si regions are still very uniform in width, reproducing with high fidelity the LER of the pre-existing masking features.
IV. CONCLUSION
TII can be used to pattern features with dimensions below 10 nm and with lower LER than that of pre-existing masking features on the surface of a substrate. With the advantages of lower cost and greater versatility as compared with SADP, the TII double-patterning approach shows promise for continuing IC technology advancement beyond the 7-nm technology node (sub-40-nm pitch).
